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ABSTRACT
This paper describes a data link system used on a pro-
totype autonomous roving vehicle. This system provides a means
of ac quiring, formatting and transmitting information on board the
vehicle to a controlling computer. Included is a statement of
requirements and the i' ­sign philosophy. Additionally, interfacing
with the rover systems is d3acussed, al..ng with the overall per-
formance of the telemetry link.
vi i
IFAIT
INTRODUCTION
Since 1967 there has been research at RPI aimed towards an
autonomous roving vehicle for the exploration of Mars. Due to the
great distances involved, interplanetary expl.vration will have to be
done by machines with local artificial intelligence.
The goal of this NASA-funded project at RPI has been to
study and determine the feasibility of a hazard detwstio0obstacle
avoidance system. The hardware centers upon a laser triangulation
scheme where pulses of light are projected at the terrain ahead and
the returns are electro-optically sensed and evaluated.
During the course of research, considerable hardware has
been ' ,veloped to support this computer vision system. A four-wheel
Wive roving vehicle, capable of negotiating uneven terrain, has beer
built and evolved over the years. Recently, capabilities have been
expanded both on board the vehicle and off. recently nicropronesscr
control of the steering and propulsion system has been added to the
vehicle. A second generation laser scanning system with greater
resolution has been added. Additicnally, a more pouerfi computer
is now bein g. used.
Due to the fact that the decision-making computer is not
on board the vehicle, a telemetry data link is necessary in order to
relay the real-time information to the host computer.
This paper focuses on such a system and describes its
theory, operation, constraints and maintenance. The hardware de-
scribed has been built and tested and rerfomance i :fomaticn is
giver..
iF'
PART 2'
SYSTEM C011STRAINT-0
2.1 Data Sources
The telemetry system is designed to provide a communications
link from the autonomous roving vehicle to the controlling computer.
This vehicle has numerous sources of information on board.
The main source of information is the laser vision system.
This unit, called the laser scanning mast, fires shots of infrared
light at the terrain ahead, and encodes the returns it detects. Ad-
dress information containing azimuth and elevaticn information of the
laser shot as well as data information describing the detected return
are gathered by the mast controller (see Craig's paper [11). This
data is buffered and appears as one of the sources of information to
be sent to the cemnuter.
The vehicle itself is the other major source of data. Since
the rover must move under real-time control, information concerning
its speed, pitch, roll, heading, steering angle, etc., must be included
in this data-acquisition system. Thes , data must also be buffered to
allow for the access time involved in multiplexing many data sources.
2.2 System Requirements
The main feature of the new telemetry system is its ability
to pass data at the higher rate re quired to service the laser scanner.
Additionally, the system puts the data into a 16-bit address and 16-bit
data fort, with each channel described by its own address. This allows
future expansion capabilities and a full 16 bits of resolution if
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4necessary. Tile system also selects the fo=.at in which the output
is transmitted so that the infcrmaticr. 	 quic?iy and efficiently
processed. The format can be selected by programming the read only
memory on the multiplexer board.
The speed constraint is set by the laser vision system.
The laser mast can be programmed to fire L er shots in any pattern
desired. The number of these shots determines the speed required.
Taking a worst-case figure, there can be up to 32 laser shots per
2,9 degree azimuth, as shown in Fig. 1. The real-time computer soft-
ware algorithms re quire a full block of vehicle information (gyro
headings, wheel speeds, etc.), after each azimuth. This means that
32 laser words and ' yen 32 vehicle words must be transmitted before
the next azimuth (64 words per azimuth). This implies a rate of 242
microseconds per word, or a word rate of 4129 words per second minimum.
The telemetry frame format in Fig. 2 shows the serial frame.
The ADLC (AdvEmced Data Link Controller Chip) generates the opening
flag, error che:k bits and closing flag. Thus for a 64-bit-lon g word
sent at 4130 words per second, we need a serial bit rate of at least
264.2 kHz. A bit rate of 500 kHz is used to allow for a margin of
safety.
To allow for storage of data before it is sent, FIFO (First
In, First Out memory) rate buffers are used in the laser electronics.
These allow data to be shifted into storage as it is generated from
the laser electronics and shifted out of the FIFO as it is transmitted.
The use of FIFO rate buffers guarantees that no data will be missed
when the transmitter is servicing another data source. Alao, rate
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buffering allows the information to be sent out in bursts or blocks.
The laser FIFO's are 40 words deep to allow for a whole 32 word
Azimuth block.
PART 3
TELE?•MTRY TRANSMITTER
The telemetry transmitter performs the functions of both de-
cidinr which data source to service nd doing the actual serialising
and encoding of data. The schematic diagra.^is are shown in the appendix.
3.1 Data rrscrity Network
3.1.1 Description. The data priority network is shown in
Fig. TT1. Data input can come from either the four laser FIFOs or the
four vehicle FIFOs. To minimise the number of interconnectin g wires,
the output enable lines (C VAEL'S) on the FI'CIs are used and the tri-
state data lines from each source are tied together on one cc=on bus.
This bus ccntain:, lu address lines
data sines (D0 = least si,7, ifiea.nt
111.7'.'s. These lines artz n1l sent e
(A0 = least sigrifiaallt bit); 1:
bit), and control lines for the two
ver one G-c, nductor ribbon cabl-^ ,
the telemetry transmitter card.
Due to the interrupt-driven nature of the real.-time vehicle
controlling software, the network must format the data it sends.
Appendix 1 lists the transmitted interrupts. EOA (end of azimuth) and
ECG (end of scan) generated in the laser controller and sent thrcugh
the address FIFOs in bits A13 and Al2, respectively, are described in
detail in Craig's [13 thesis. EOA is generated after each set of
azimuth shots and EOS tags the last shot of the last azimuth of a sca.:.
This scheme allows the real time system to be not: fied, that it has
received a given azimuth set and the completion of a scan.
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Another du". of the priorit;, network is to asuiu ie that fresh
°rehicle data is sent along with each F.OA and that vehicle data blocks
are identified. Identification is accomplished by sending the vehicle
multiplexer board rOV (end of vehicle) interrupt. This interrupt; is
placed on the most significant address bit of the last vehicle data
word for a given block of data.
3.1.2 Uesian and iteration. The interrupt bits above are
taken right from the bus and are used to set conditions in a J-K "mode"
flip-flop (U21, schematic TT-1). After a system master reset pulse
(,M*R) the "mode" (flip-flap, U21) gets cleared and the priority network
starts in the "vehicle mode," with the vehicle data FIFO enabled and
the laser FIFO out put disabled. Clocks labeled with numbers are genera-
ted from the 1 MHL master clock with decoders (t T3o and U40). Once in
the vehicle mode, phase "2" shifts out the vehicle FIFO which causes
the first vehicle word to drop to the bottom of the FIFO stack end OF
V::.iICLE (output ready) to Fo low a fter a short delay (sec priority net-
work timing diagram, Fig. 4). Next, ph ase "4" clocks the new condi-
tions into the mode flip-flop (U21). The output r:.ady flip-flop, U22A,
will not be set if the FIFO that has been enabled does not have an
output ready. This flip-flop is used to inhibit any change in mode or
any new "shift in" pulses if the outputs were not ready. In this
r
	 manner, if a data source is removed (e.g., disconnect laser mast for
repairs), the data link will stay in the same mode and send only the
r	 available data. The conditions, determined by EOA, EOS and EOV are
shown. in the flow chart of Fib;. 5.
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Phase "5" now resets the output ready flir-flop so that a
new test for output ready may be made. Latch data occurs next. This
causes the complete 32-bit word to be stored in the telemetry latchec
for subseauent transmission. Also, "latch data" clocks the output
ready flip-flog.
The cycle repeats, staying in the vehicle Lrnde until rin EO':'
is sent. Notice that the mode will not change until after the in-
terrupt word has been sent, thus no words will be omitted in the data
stream. Upon receipt of an EOV, the priority network switches into the
laser mode until an EOA or EOS is sent. Either of these interrupts after
laser data will cause the system to go back into the vehicle mode and
send at least a block of vehicle data. Notice NAND gate U23 will only
allow the EOV to change the :node if the laser is ready, otherwise
another block of vehicle data will be sent.
A throughput c,C clLlaticn shows that, at •rcrst, if an EOV
occurs and just misses the laser's output being ready, the laser FIFO
will not overfill while we are still in the vehicle mode. For a data
rate of "142 sec per word, 32 words are sent in 7.20' msec. This means
the laser FIFO, which takes 11.1 msec maximum to generate an azimuth,
will not overfill the 4Q word FIFO while filling it with an azimuth.
Timing and a flow chart are shown in Figs. 4 and ^.
3.2 ADLC Operation
The heart of transmitter is a Motorola M68Ag4 advanced data
link controller (APLC). This chip is a complicated 4800 support device.
it contains FIFOs and shift registers for rats bus >rinr, and -caralllei
r
1?
Figure 5. Priority Network Flow Chart
r,
to seriel conversion. It has control registers and status registers
for a wide variety of functions. In this application, the device is
used in a transmit data service request mode (TDSR). This is par-
ticularly well suited for the application as it is a DMA mode which
requires a nimimum of hardware support. The device was selected be-
cause of its high speed, variable length frame, low cost, excellent
error detection aualities, low power consumption, and its compat ability
with the M6800 microprocessor currently used on the roving vehicle.
In fact, the design of the telemetry transmitter was simulated and de-
bugged using the 6800 steering and propulsion microprocessor. To
fully understand the operation of the M68A54, the reader is referred
Z
to the manufacturer's specification sheet (see the Appendix),
The ADLC transmitter section has three bytes of rate-buffering
(1 byte = 8 bits wide) which can be written to via its data port, in-
formation put in this stack falls through to a parallel to seri al shift
register. The ADLC will take an information field and add to it a
starting flag, error check bits and a closing flag. The frame format
is shown in Fig. 2.
The error check se quence employs a cyclic redundancy error
check character. The ADLC automatically calculates an error check
character from the information field and this word is recalculated and
compared at the receiver. This method of error checking is very re-
liable, and because of the high data rate, any word found in error may
be neglected. In the case of 32 vehicle words, the data will not be-
come stale if it is missed cne time through the loop since it is
r7 C
re-tranomitted once ever;,' 7.26 :asec. That is, any word received in
error will not be changed in the computer, and the software can still
use the previous value without any loss in real-time control capa-
bilities since the real-time control loo p is greater than 7.26 msec.
=nternal to the controller chip, but accessible via the 8
bit bidirectional data bus are four control registers and two status
registers. The device is configured during initialization. Like
any 6800-type device, all the registers and buffers are memory-mapped
and can be selected via the ADLC address lines. Data transfer is en-
abled by the chip select input and is transferred during falling
edges of the E clock.
After the Criip is reset, it must be initialized by writing
the configuration desired into the four control registers.
TDSR is chosen because it is most efficient for direct
memory transfer, which is being done at the receiver (computer inter-
face). In the TDSR mode, when the transmitter's FI~cs re quest ser-
vice i.e., they are empty) they signal this by setting their TDSR
J.
	
high (logic%l 1), rather than signalling this through an in-
terrupt re quest (IRQ). In this manner, time will not be wasted ser-
vicing an interrupt, but instead, TDSR will signal the controlling
hardware so that the next byte can be sent.
Once the control registers are initialized, transmission
may commence (specific control register details are given in the
hardware description). Since the word to be sent (information field)
is 32 bits 'Long, and it can only be loaded into the A2-'C one byte at
a time, there rust be four one-byte write operations to the Oinir.
To signal the start of the frame, the first byte is
written to the "frame continue" address. This will initiate the
onenning flas and start serial data flow at t he bit rate selected
by the transmit clock. Cued on TDSR, we can load the ADLC with the
next two bytes of the word to be sent. To close the frame, we ,end
the last by e by writing it to the "Frame Terminate" address. When
the ADLC sees this, it includes the error check se quence and then
the closing flag. This whole transmit operation is repeated con-
tinuously, sending the data appearing at the latches.
The oueration of the ADLC in the receive mode is covered
in Section ;.1.
3.3 Hardware Descri-otion
Now that the ADLC has been described, the su_port hardware
car. be discussed. Schematic diagrams T"_'-1 through 3 show the tele-
metry transmitter hardware. A11 transmitter system clocks are derived
from a l ?•21i crystal oscillator (A'J1) . This clock is fed to two
synchronous binary counters (AU-0 and A'?ll) wi.i ch are decoded by A3P
and A40 to generate the various micro-phases, numbered 1 through 31.
These counters sequence through until they reach a count of 3G when
they are reset by gate A3B (schematic TT-2).
An initiating master reset car. come from the microprocessor
backplane bus or a pushbutton reset switch mounted on the transmitter
board. The reset clears the ADLC and ali. counters and Flip flops to
F,
assure a syncroncus, dete ministic start-up. Upon aster re et, flir-
Y 1 /1
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flop U4gB starts in the INIT (intialization) mode with "Q" (17,4^)OU)
low. This causes all bus drivers to the ADLC to be disabled and the
open-collector initialization PROMS to be enabled. Firmware reed
only memories U43 and U44 contain the data and addresses necessary
to write to the control registers and configure the ADLC. Thus, zhe
transmitter can be made to run in any available mode simply by pro-
gramming these PROMs.
3.3.1 Initialization PROM Coding. The present configura-
tion for initializing the telemetry transmitter is shown in Appendix 2,
along with the definitions of the control register tits. Since the
ADLC is used as a transmitter here all control bits to the receiver
are disabled.
The first PRCM word sets up control register 1 (register
se:'.ect lines RS1, RSO, R/W e qual 0, 0, 0). In this step we are put
in the TDSR mode, all interrupt re quests are disabled, the receiver
section is reset, and the transmitter is temporarily reset. Next, to
access control registers 3 and 4, register 1 is again addressed.
This time address control (AC) is set and the transmitter reset bit
is no longer set. AC allows the selection of CR3 and 4. Control
register 3 (RS1, RSO, R/W = 0, 1, 0 with AC set) has all of its bits
set to logical "zero" states, since we are not interested in any of
these features except that of bit b3, which causes the transmitter
to send a continuous' string of ones (flag idle time fill).
We now select both opening and closing flags, as well as
the byte length with control register 4. Bit b0 does the former, and
'	 15
bits bl and b2, both high, set the transmit word length at 8 b4 is .
Of additional importance is the fact that b7 is made zero, which
causes the serial bit stream to be in an NRZ format. NRZ means
non-return to zero, that is, the serial data stays in the same state
to send a binary "zero" and switches to the opposite state to send
a binary ` jne."
The PROM seauence continues with an access to control
register 1 in cr:.c_ to clear the AC bit. Next, register 2 can be
selected where the sysem is put in a prioritized status mode to
make it easier to read the Status.
The next two words from the memory have system controlling
functions. First, notice bit D3 of PROM 2 is no longer set se that
the ALLC is not selected via "chip sele,.t" any more. In address
a start pulse appears at bit D5 of the same PROM. This signal is used
to take flip-flop U45 out of the INZT mode and start the sequencer
counters (AU2, AU11). Notice that once the system leaves the init:cali-
zation mode, this crcuitry is no longer needed, hence the reason for
gate U33A in TT-2. This gate inhibits any chip select pulses from the
PRC"i rce the system leaves the initialization mode. In addition, gate
U33B guarantees that a START pulse will not be generated prior to
initialization due to a race condition during master raset.
3.3.2 Traiamitter Seauencer. After initialization, the
Seauencer depicted in schematic TT-2 is used to set up data to and
control the oneration of the ADLC.
Because the device has an eight-bit data port and thus can
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Figure 7. Telemetry Transmitter
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only handle long words in blocks of eight, a means of chopping dcvn
the 16 bit address and 16 bit data word was employed. This is
shown in the block diagram (Fig. 7) as the 32 to 8 bit multiplexer.
Also a latch is used to hold the 32 bit wore. while the multiplexer is
scanning and the FIFOs are getting the next word ready.
After clock phase "l" latches the 32 bits of data into the
LS37hs (LT6-U9, schematic TT-3), the 32 to 8 bit multiplexer (U10 to 13)
operates as follows. Counter U5 gets a BYTE SEL pulse (clock phase 2)
and goes into the "00" state, selecting bits AO through A7 in the
multiplexers. The first byte of the word is now placed on the ADLC
bus br_d phase "7" causes the "frame continue" address to be set up at
driver U15. Notice at this point that the ADLC is clocked on ECLK
(^2) which is the invert of phase one (11). The opposite phase is
used because all data and addresses are set up by clock 61 and the
read/write is done by the ADLC on ^2. The timing diagram. in Fig. 8
shows this a.=angement. This also illustrates one complete four-byte
transfer and the synchronization with the FIFO sh_ft out and priority
network.
The loading of the first word into the ADLC cau=es its TDSR
line to go low. This condition inhibits any further advance of counters
AU2 and AU11 because TDSR tells when the next word can be loaded. The
time it takes for TDSR to again return to a logical "1" state depends
upon the transmitter clock rate, that is, how fast the serial data can
be clocked out of the chip. This rate, of course, should never exceed
the ECLK frequency. It is also important that all other operations
V r
I
such as shifting out the laser and vehicle FIFOs will ceaae when the
counters above are frizen.
When TDSR comes back up and the decoder (U39) reaches state
"9," the byte select counter (U5) will be clocked in order to put the
second byte (containing A8-A15) on the bus. When the sequencer reaches
state "14," this new byte will be put into the ADLC at the frame
continue address. After the ADLC loads this word, it again issues a
TDSR and the process repeats. The cycle ends when the last byte
(D8-D15) gets selected at the multiplexers (U10 to U13) during phase 23,
followed by writing this byte to the ADLC at the "frame terminate"
address (phase 21 8). This address (13SO, RS1, R,W = 1, 1, 0) notifies
the data link controller that the word to be read will be the last in
that .frame. Thus each frame contains a whole word, AO through D15.
The ADLC can now do the necessary housekeeping to send the word out in a
serial stream.
The last thing the sequencer does is to load the byte select
counter (U5) to its maximum count. This is done so that the first
BY'I'ESEL pulse of the next frame will start the counter at zero again,
thus accessing the first byte. The sequencer runs continuously,
shifting out data words from the FIFOs as it is ready for them. The
repetitive cycle is shown in a timing diagram in Fig. 8, and a state
diagram in Fig. '9.
3.4 Microprocessor Control.
In order to provide an interface to the system with a micro-
processor, there is some additional circuitry on schematic TT-3. Cam-
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which of the four bytes of the 32 bit word are to be loadea into th_:
ADLC. BYTESEL is clocked to signify the second word and the status
register is read repetitively until bit "C" of status register 2 is set,
meaning the ADLC is read, for the next word. When this occurs, the
status is cleared, the multiplexer is tied to the ADLC data port and
the byte is loaded at the frame continue address.
This repeats until accumulator B reaches 4, when the byte
counter is to select the last byte. We again return the bus to the
multiplexer and enter the last byte at the frame terminate address.
The byte select counter and accumulator "B" are initialized and the
process repeats by returning to "C" in the flow chart.
The speed at which the transmit clock can be run is limited
by the time it tares for this program to acknowledge the presence of
the TDRA status bit.
3.5 F.F Transmitter
The preceding hardware provides an VRZ serial bit stream
with clock. If the system is used on the dynamic test platform within
the lab, a wireless link is not necessary, so the data and clock may
be sent directly to the receiver on the general purpose interface board
(GPIB) via the two 50 ohm coaxial cables provided. The receiver has a
50 ohm input impedance and the line drivers (08A and B, schematic
TT-3) on the transmitter yield sufficient current source and sink capa-
bilities with the pull-up pull-dewn arrangement in the receiver.
For use on board the autonomous vehicle, the data must modulate
a radio frequency cawrier. One problem with RF transmission is that
j
a
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some means for sending along clock information must be included in
order to use a synchronous ADLC at the receiving end. After sur-
veying several encoding and modulation techni ques, it was decided
that a biphase modulation techni que would be simplest and easiest
to implement with the present bandwidth requirements and receiver
available. Biphase format was chosen because it provides a data
transition every clock period. Thus, when received, these edges
can be pulled out and a phase locked loop can be used to recover
the clock.
The actual RF-carrier modulation used is pulsed amplitude
modulation (PAM). PAM has the advantages of being simple to imple-
ment and easy to demodulate at the receiver. The bandwidth required
i s at least twice the modulation o:. , transmit clock rate. Thus for a
500 kHz transmit clock, a minimum RF bandwidth of 1 mHz is necessary.
This is provided at the receiving end through the use of a wide band-
width television-type front end. A "Quasar" tuner and IF strip are
used, providing an IF bandwidth of about 4 mHz.
If the rover is to be tested locally, say within one mile
of the receiver, an RF power level of one watt was found to be satis-
factory for reliable communications (see Section 6.1). The previous
data transmitter ran about 80 milliwatts and seemed t;, be unsatis-
factory for reliable communications over the specified distance. A
bower aWtilifier was built for the first transmitter and some modifica-
tions were made to increase the power output of the original transmitter
to about 600 mw. T1i.s first transmitter was at a fre quency of about
202
	 or lies in the middls of the commercial television band.
With the higher power level, it was found that the telemetry trans-
mitter interfered with the command receiver on board the vehicle,
since the command receiver operates at a frequency of about 156 MHz .
Instead of going the route of isolating and filtering the
transmitter and receiver on the vehicle, which would take much time
and suitable e quipment, it was instead decided to build another tele-
metry transmitter which would operate on a fre quency far enou°.] re-
moved from the command receiver on board the vehicle.
In order to use the same telemetry receiver back at the
JEC (the present receiver is very satisfactory in terms of sensi-
tivity and bandwidth) , a fre quent` of 53.9 MHZ was chosen which lies
,just below the ch. 2 TV band. This frequency is within the tuning
range of the present receiver and far enough from the command re-
ceiver to eliminate interference. Also, a more reliable signal will
be received from the rover due to the longer wavelength.
3.5. 1 Hardware Description. The telemetry data transmitter
consists of four stages. These are the oscillator, driver, power
amplifier and modulator. Referring to the schematic, the first stage
is the oscillator. This stage generates the fundamental 53.9 KHz
signal. For frequency stability and reliability, a commercial CE
ICOM (internally compensated oscillator module) was used. This module
will operate from a supply voltage of 5-15 volts, and is being used
with a supply of 12 volts. Options are provided for fre quency modulating
the oscillator and for keying the oscillator on and off. P,1 is not
t
r. fixe d 1 '	 ,ewerem^^loyed ^, 1.114- r-te,^ inU^'. is tied to a ti^^ ., volts	 l.e F
amnlifier is man in a class C mode where with no input it will draw
no idling current and thus keep power consumption down to a minimum.
The oscillator signal is taken off the collector of C,
at point 2 and fed through a parallel tuned circuit. L, was cal-
culated to be 1 uh to resonate with Lam , , a miniature ceramic variable
ea:la,2itar. All induct.rs are wound on 3;iC inch diameter :'lug tune:
forms. These are variable tuid c4Ln-ract-
The driver trnn: ister 0,2 Is biesed in its linear operatinF
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for A,3. Tests have shown that for 1.5 watts DC input power to the
final stage (Ic of 125 mA) about 1 watt RF output was achieved.
This is approximately 66% efficiency.
All the supplies are bypassed with capacitors of suitable
reactance at 50 MHz to provide good isolation.
A 50 ohm antenna is used with this transmitter. The antenna
is a 1/4 wavelength whip with a base loading coil. This provides
omnidirectional radiation pattern so the vehicle may be pointed in any
direction with respect to the receiving antenna with no difference
performance.
The transmitter schematic is shown in Fig. TT -6.
3.6 Physical Layout
The telemetry transmitter has been built on a Mlotorola M6800
family wire wrap circuit card. This is comp;-.table with the micropro-
cessor used for propulsion and steering, and fits in the same card
cage. The five volt supply and microprocessor bus are connected via
this 86 pin EXORCISER card edge connector.
The signals from the laser and vehicle FIFOs are brought in
on a 50 pin ribbon cable to a connector on the card. The transmitter
data and clock exit the card via the BITC connectors labeled TXD and
TX CLK, respectively. Additionally, the MHz crvstal is in a socket
adjacent to these connectors. Schematics TT-4 and -5 show the board
layout from each side.
Wire-wraA sockets were used for ease in modifications and in-
creased flexibility. The power and ground lines are distributed ver-
tically, in a matrix-arrangement to decrease ground impedance and
two decoupling capacitors are used per vertical row. Also all
critical high-speed clock lines on the board are wired using twisted
pair wire-wrap wire Or minimum cross-talk. Conventions for the
wiring are white wire for grounds, red wire for plus five volt sup-
plies and blue and yellow for point to point wiring.
Technologies used are largely TTL and LS TTL, along with
the MCS ADLC chip.
When used on the vehicle, the BNC connectors are wired to
the PF box via 50 ohm (RG 58 A/U) coaxial cables with apprcpriate
connectors.
The telemetry board is operational to date and the transmit
data rate has been strapped for a 500 K z TX clock. Other rates may
be chosen by selecting appropriate dividers or by providing an out-
side source.
The transmitter circuit card is shown in Appendix 7.1.
r,
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VEHICLE MULTIPLEXER
Part of the function of the telemetry is to provide a multi-
channel data acquisition system for the information on board the
roving vehicle. Presently there are 14 data channels on the vehicle, 11
analog and 3 digital. The system however provides up to 32 channels,
or more, with some slight hardware changes. Fig. 10 shows the present
vehicle data channels.
The basic philosophy behind the vehicle multiplexer board is
to arrange the data in a given order and put it in a FIFO to be sent
out as needed by the transmitter. This is accom plished by time-division
multiplexing the channels in an order described by a programmable read-
only memory (PROM). A block diagram is shown in Fig. 11.
Since the computer processes digital data, any analog data on
the vehicle must be converted into the corresponding digital format. We
require many possible channels, but do not intend to send all data con-
tinuously, so an analog multiplexer may be employed to select the desired
channel. This will allow us to use only one A/D converter to save cost.
mother feature of this system is its ability to service a
shared RAM (random access memory) located cr. the propulsion and steering
circuit board (see Bodgan's paper [31).
	
data from the
vehicle may be written to the RAM and certa-_'n aatc 4n the f?AM may be
sent via telemetry.
4.1 Hardware Descrintior.
St acting with the analog inputs, each has its own gain poten-
3:!
ADDRESS
	
INFORMATION
0 00000 NOT USED
1 00001 of
2 00010 LEFT REAR TACH
3 00011 RIGHT REAR TACH
4 00100 PLATFORM PITCH
5 00101 PLATFORM ROLL
6 00110 LEFT TORSION BAR
7 00111 RIGHT TORSION BAR
8 01000 FRONT AXLE ROLL
9 01001 GYRO PITCH
10 01010 GYRO MOLL
11 01011 CENTER TOi2SION BAR
12 01100 RIGHT FRONT TACH
13 01101 SELECTED WHEEL CURRENT
14 01110 LEFT FRONT TACH
15 01111 GYRO DIRECTIONAL
16 10000 STEERING ENCODER
17 10001 LASER CENTER SCAN
18 10010 COMMAND LINK ECHO
19 10011 NOT USED
20 „	 10100 if
21 10101 It
22 10110 "	 "
23 10111 "	 it
24 11000 if	 It
25 11001 it
26 11010 it	 "
27 11011 it
28 11100 It
29 11101 if
30 11110 "	 it
31 11111 it	 It
Figure 10. Veheicle Data Channels
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re	 to 'et the s.:&Ie factor desired, The eu:.Liah Multiplexer use.;
is an -
-k"1- 0 9llo9 Devices A:7506. This, Provides for l(,
 passible channels,
st lected by a four-bit TTh sib-n;t;, The "on" resistance is typically
300 o)=-, , which car. be
 nulled out by the rain setting potentiometers.
Me heart o:' the sn:Lloh section is the iulalog to digital
(A,'D) converter. The part used is tun Analog I`evices A,"C-121;".., wit,,-.
bit; of resolution and a 4o :;sec eonve: • ;;ion tile. A 1458 irrut
buffer is used before the A, D to :n:ilce tt:is point look like a high jr.-
ped:ul0e. because of this, the leading on tt:e wipers of the potentio-
!notel b ;-s negligi'.le, and the inrutc, look like OOk ohms for any settirlc
gain rotentiometers.
	 null.; are adusted in the A,'P 2,%•
the rctertiorweter labeledad1u: t."
r::e :ircuit:•^•
 in ,1,.,^win TT-8 ig	 s used to ec,111erce thrcuo::: t'::^
iata oi.•..Znel and fill the 1'l7k's.So that complete sets of 1.1ta mat` -
=e culled out of the i-'I70, it is loaded in as r-ocks.l
	
4.1.1 p 1^0 Rate Buffer. The fir s t in-	 ut memories
,:1 4- l e vehicle mu.1t ilplexer board ar
	 .,ur a-e	 'r'	 :
"lc!
.. •c'lild 03 5 1 devices [4;.
These are used in paraJ-el to form a 32 bit wide word. in this configu-
ration all four art, shifted in simultaneous-,Y to clock the wide word.
In the .. rut. the 17 17 2 has "shift in" and "input rr l,:t" :;iC-pals.
"Shift in" il; used to enter data into the ,IF0, while "input ready"
tells when the clip has er.:pty locations, t::at is, when we c-an shift in
data. At,
 t::e .output side of the device, tiler,- e,.e "shift out" a:d
:utput reud' " signal lines. When a rising
^PI.Jled to
:t, w'd t."el•e is data'hein ,.	 F T- 70, ou'rut read,
 will rise, ;i;,••,; ,. _ ..
7
•
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data failing to ti,e :utput lines at tae bottor. of the sta g; after a
short deltk; . ti'hen shift out falls, out put ready will fall after a
delay . If shift. out again rises, output ready will nit come back up
until new data is ready (see Fig. 12a). It is important to remember
that the data remains on the output port of the FIFO until a rising
edge on shift out clocks this word :ut and the next one falls into
its rla,,e.
In order to cascade those devices in parallel the conditions
where all the input readys are high and all the input ready lines are
low must both be sensed. New data :an be clocked in only when all the
input ready lines ,u-e high.
4.1.? :ecuencer. It was desired to send blacks of vehicle
data tc telemetry while not preventing writes to the fi-V durint the
laser time. T! , i:, was accomplished by treat :ng a "FIFO mode" during
the timing	 inter rutted by T_fi, and a " i:1': mo ie" when data i:-
».itten to the s:iarod RAN! regardless of the FIFO'_ condition.
It is a simple matter to sense when EOM' (end of ve'u:l •-- in-
terrupt word) is shifted into the FIF0s. I`, is more difficult, h,^wever,
to sense when the "IFOs a:•e empty. Monitoring., OR (outrut ready) is not
enough Si nce CH a;.`c' low ^ y ••:1' timeT7^3::: w:ut) occurs. Schematic
:'"-8 siicws arran gement to indicate when the IF^^ is empty. Flip-flop
19B enou_ es that OR ::as :, een low .'or at least 1= uses before FOUNT
drives. the system into the FIFO =oie. This value was chosen because the
rst-case bubble-through time from th e FIFO spec sheet is 4 Usec.
Flip-flop 19B goes 'ii,;:. if t::e .": (`s are etarty when ? I goes
4
low. I:' 7 has not pone low before 11t'NT Foes low, the FIFO is rre-
sowed to bt- empty and flip-flop 10A indicates the FIF. mode. The E,'`%'
input on U10A allows exit frcm the "FIFO mode" after the last vehicle
word of the block iris been shifted into the FIFOs. In the RAM mode
the IE of the FIFOs is held low, disabling any further shift-ins.
Furthermore, during the RXV mode the feed:ack from I,, which in the
FI:C mode halts timing until 1R .s :ea :, is held low allowing continuous
".._tes" to the RAM, regardless of the condition of the FICs.
The other important gam of this circuitry is the network
which "stretches" the shift in pulses. This circuit prevents a shift in
unlesa all the . _F0s are ready , and stretches the shirt-in rulc:e unti.
all FIFOs complete their shift in. Phase 	 of flip`'lcp t'.? K A ..__ gc :::gh
only if gate U^A ohows that all FIYVs :ire reaAv. The shift in rvr.ai -Z
high until gate U-^-'A ohow ,.-^ 'hat all the inputs are no longer real iv, in-
dilating a ccmplete dhift-in.
The clocks, shown in schematic TT- ,', are all generated frcm the
• rcprocessor phase one. 71, is was done because this signal is a
.:ve-lent, stable clock, ,u:d it will allot: :nichrcnous transactions
the s:.;L•ed RAM. Counters LP^ BA and R divide the a.^l kKc clock,
and decoder 1 1 3 picks out the desired sig. , al_. :1 timing
arrangement is shown in Fig. 13. The falling edge of C , " NT ;Lid
ris i ng edge of CCNVE, are two mi,:rosecond_ arnrt in order 	 t?.ive
analog multiplexer (Ul2) sufficient time to select the pope: 	 au:.:^1.
is pa:t i cularly important as this ehir is CMCS and the analog
signal must be ccrr^_t at 11 , e A 1 1) ccnvez	 ...loin it gets a C',%VFRT sign-a.
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sip::al, which causes a s':.ft in to t::° .'iFOs Via fl _-
:lop U05A, occurs L8 microsecondo ai'ter .he CONVE'FT pulse. '!'his allows
sufficient time for t he A/D to make a conversion, since the part is
rated at 40 microseconds to do a conversion.
Each ti=e a word is shifted-in in the FIFO mode, sate U20F
resets the seeuencer L718.
counter Ul on schematic TT-8 is used to clock the TROY whic`:
le-ects the data c'rarnel. This counter is clocked at fal- 4 ng edge cf
the COUNT pulse and reset after each block of data (when an EOC occurs).
711K) ti! Fc rm at
The FRO M used is an 5:x87 08. This FROM is eight bits wide and
24 words. This device was choser. because it is readily
sysii __ ^ezuivalent to a 2708) and is eraseable. Also, a pro^zrammer
interfaces  to the rrooulsion and steering m ; croDrocess^ . .
as new	 erns can be readily progra=ed within the lab.
--a from the PROM directly addresses t::e =", es. The lower
: e bits (P,, through :)j,) select the c::annel r. •^ .=: er. These five bits
are also used directly by the FIFOs for the address of the word seat.
These 32 zcssib,le words P_r_ mere than sufficient for the present roving
veh _cle. I mare channels are .seeded, addition decoders and ru.^es *ls;
:,e added.
Bit D4 from the FROM is used to differentiate between an
analog cr a digital word. If bit I♦4 is set ( logical 1 ) , it will enable
t he l o. _c de....der,	 (schematic TT-8^ and disables bus drivers .'lc
and ,717. Thus
	
charnels .save . nei_ own three — state drIverS
_	 1I
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wh__.. are enabled	 the decoder U5. TP.ic b-s is tied to the inputs
of the FIFO.
When bit D4 is low (analoF word) drivers from the A/D converter
(U16 and U17) are enabled, allowing only the A/D to deposit its 12-bit
word into the F! Cs. Note that in the analog mode we have only 12 bits
of resolution while the top four bits float high. This, however, is
not a problem as the real-time software neglects these top bits fcr an
analog word.
Addition&! infor^ation is contained in the FROM. The top three
most significant bits (D,,-l._) drive a decoder. Up to eight functions
car be selected from this decoder, and three are used. A seven, cer-
responding to [D7 , D6 , D_ _ ^, 1, 1; will tag the present word so that
the FOV interrumt bit will ',e set. This condition is fed into the FIFO
in the top address position with the present word. This condition should
be _ cgrammed in wit': the last word in a block to signal ar. end of
ve::icle data interrupt. :,ikew4-se, for simulation purposes, t he laser
data source may be simulated by sending an FOS (end of scan) interrupt
corresponding to a bit pattern of 6 [D7 , Dc, D r = 1, 1, 07.
If decoder U4 receives a "1" ti.en counter U3 will be reset to
its initial zero state. Thus, a--'ter the final word in the block, the
^0^: should read, "0Cl.) CYO" next, in order to cause a reset an-, start
the cycle again. A table for a t:. p ; cal ?EO': format is show-. in Fig. 14.
-he ?ROM presently on the board is set up for 16 analog words in se-
quence f-,-!I--wed by 16 digital words in sequence. An ROV is tagged with
the last digital word and a reset is issued at the end. This PC,", is
listed In :exadec-mal in Appendix 4. Vote that if several differentf
I
4^'
	DATA
	
DENOTES
	
OOOOXXXX
	
Analog Channel
	
OOOIXXXX
	
Digital Channel
	
OOIXXXXX
	
Reset Flag (after last word)
	
110XX=	 EOS Interrupt
	
111XXXxx
	
EOV Interrupt (end of block)
TYPICAL PROM CODE
ADDRESS
	
DATA
	
WORD
00000
	
0000=xx
	
First Analog Channel
00001
	 0000XXI'X	 Second	 "
00010
	 0000.=	 Third
00011
	
0000.x' XX	 Fourth
10000
	
OOOIXXXX
	
First Digital Channel
10001
	
OOOIXXXX
	
Second	 "	 if
10010
	
1111X<Xxx	 Last Channel (EOV)
10011
	
0OIXXXXX
	
Reset; End of data
10100
	
==x
	
Unprogrammed
Figure 14. PROM Format
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patterns want to be tried for test purwcses $ they can all be stored at
different addresses and the address lines AQ and AS to the PROM,
which are presently grounded, may be strapped for the proper pattern.
4.3 Physical Layout_
The vehicle multiplexer circuit in schematic TT-8 is built
on a Motorola EXORCISOR-type wire wrap card, like the transmitter. The
multiplexer is wire wrapped tiith the same ground and five-volt supply
matrix for low noise as before. The interface to the shared RAM, as
well as the plus five and plus and minus 12-volt supplies enter the
board on the card edge connector. A minus five volt, three-terminal
regulator (7905) runs on the minus 12-volt supply for use by the EPROM.
Two 5C-pin ribbon cable connectors provide input/output signals
to the card. The input connector, shown on the left hand side of the
board, carries 14 analog channel inputs, as well as the In digit al
select lines from the decoder, U5. Addition ally, the plus and minus
15 volt supplies for the analog circuitry axe brought in from the
vehicle supply via this connector. The three-state data bus from digital
channels also comes in at this point, where it is fed to the input of
the FIFOs.
The right hand, or output connector, is used to tie the data
output from the FIFOs to the three-state telemeter transmitter bus. This
bus includes 16 address lines and 16 data lines (32 total), as well as
the FIFO control lines shift out, output ready, and output enable. This
arrangement is pin for pin computable to the laser FIFO connector, as
well as the microprocessor PIA connecter for diagnostic purposes (see
k^
section covering diagnostics). A diagram of the physical cornecticns
on the rover is shown in Appendix A5.
The gain setting potentiometers for the lb analog channels
are located on the left hand side of the board. The gain and zero
(offset null) pots for the analog to digital converter are located
on the top center of the board. The board layout is shown in
schematic TT-10 and a photograph of the board is in Appendix ?.2.
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The tel.metry receiver is shown in block diagram form in
Fig. 15. When used on the dyn =ic test platform, serial data and
clock from the transmitter are sent directly to the line receivers
via a baseband coaxial link. When the system is implemented on the
autonomous roving vehicle, however, the data is first received and
demodulated from an RF carrier. Thus, an IRF receiver is emplcyed.
followed by a demodulator/clock recovery network.
The ADLC at this end is run in the receive mode. Initiali-
zation of the control registers is done at start up as in the trans-
mitter. The data from the ADLC is demul.tiplexed back into its original
1G bit address by 1C bit data format and shifted into a FIFO stack on
the general-purpose interface board (CPIB). The GPIB resides in the
Prime 750 comp user mainframe and its operation is described in
Donaldson ' s paper
5.1 ADLC Configuration
The data link controller chip in the receiver is set up in much
the same manner as the chime in the transmitter of Section 3.2. The main
difference is that here control register 1 is set so that the transmitter
portion stays reset (bit 7 set). Again, the receiver is put in the
prioritized status mode and receiver data service re quest :node (RDSR).
This causes interrupt re quests to be inhibited and the RDSR line will
go high when data from the receiver is ready to be read.
The priority of the status is such that 4r^y conditions ir:pl,•ing
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Figure 15. Telemetry Receiver
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a bad or mis-received word (e.g., error, receiver overrun or abort
conditions) are given the most importance. The RDSR or receiver data
available (RDA) condition is given a lower priority. Thus if the
status register is constantly polled, the error conditions will mask
out the other status so that the word may be neglected and we oan
wait for the start of the next frame.
5.1.1 Initialization Coding. A table of the receiver
initialization PROM coding is shown in Appendix n. Addressing starts
at location zero. PROM 1 holds the data and PROM 2 spec,fies the ad-
dress of the control register. Notice ale that this PROM controls the
ADLC's chip select line, as well as the START signal, which takes
control out of the initialization mode.
5.2 Hardware Descri-otion
The initialization hardware used is similar to that used in
the telemetry transmitter. Upon system reset, master reset (Pe) causes
P11 counters and flio-floes to initialize.
The initialization hardware is shown in schematic R-1. Flip-
flops 16K wake up in the INIT mode after "master reset" is issued.
INIT causes the ADLC data and address 'bus to be tied to the 8223 open-
collector, initialization PROMs. Binary counters running synchronously
from the 1 IWAz 0r are used to address the FROMs. Clock 0 2 , which is
the logical invert of 01 , is used to drive the ADLC "E" clock. Since
data is set up on the PROMS at the rising edge of phase 0 1 , and sub-
sequently clocked into the ADLC on the rising edge of phase 1 2 , the
data at the PROM addresses initializes the device.
4At the end of the initialization routine, data line L 5 of
PROM 20k causes 16 k-A to be set when A2 rises. This latches flop
16 k-B to the INIT or non-initializing mode. It is at this point
where we want to enter the receiver control loop. This was accomplished
when flop 16 k-B ji;'+ toggled, causing one shot 47k (schematic R-2) to
be triggered. A one shot is used to enter a bit into the ring-counter
type controller. The receiver control section, a multiple-state se quen-
tial controller, is also shown in schematic R-2.
A ,,-ord must be mentioned about the clocks used in the receiver.
Since the controller makes decisions based on the bits of the hardware
status register, and this status register is latched by the rising
edge of ^1 , a delayed version of 1 must be used to clock the sequencer.
If this were not done, then a race condition would exist at the time
when the status register and the se quencer were simultaneously clocked.
Also, since the se quencer sets up addresses for the ADLC to act on,
and 02 clocks the ADLC, this phase cannot be used to clock the se-
quencer, either. Instead, a delayed phase, ^ 1 , called Dot , is generated
with some gate propagation delays. Thus Do.,1 occurs about 60 nanoseconds
after 0,, being delayed by the propagation time through six 7404 inver-
t
tens. This provides enough setup time for the status register con-
ditions to appear at the data inputs to the sequencer flops, as they
only require a 20 nanosecond setup time (60 nanoseconds is still enough
time even including the single gate delay .nvolved in decoding the
status bits). Note the delay time is not critical, as long as it lies
between 01 and ^2.
r;
CThe other clocks iMtcrtant to the receiver are the data rend
clocks, MY,AREAD A and DATAREAD B. DATAREAD A occurs for one period
of 01 only when a "read status register 2" operation occurs. This
clock is used to latch the ADLC status into the hardware status regis-
ter 41L, schematic R-3. This clock is generated by 14-M, a flip-flop.
DATAREAD B occurs for one ^I period when a "read receiver
FIFO" operation occurs. When the receiver FIF0 is reed from the ADLC,
the current received byte is put on its data bui^. It is DATAREAD B which
clocks this byte into one of the four demultiplexer latches (41k, 33k,
31k or 20k).	 The above clocks are summarized in Fig. 16.
5.2.1 Controller. The control logic is shown in schematic
R	 The level set up by the one shot 47k after initialisation gets
clocked to setup state one. Actions are taken by incrementing to
the next state flip-flop, contingent upon the states of the status that
are gated. For example, at state ? we test status register bit serc,
which tells whether the first byte is present from the receiver. If SR
bit 0 is true, then gate 35-kO6 will be high, causing us to advance
into state 3 on the next Ddb,1 rising edge. We can then *?roceed to read
the receiver FIFO. If the SR bit 0 was not true, then gate 3 -,-kC)8 would
have Gone high, looting u_ back into state one on the next D/ 1 rising
edge.
The flow chart for the control loot is shoini in Fig. 17. The
address present condition tested in state 2 means that the first byte
of a frame is available to be read. Thus we sit in a tight hardware
loop on this condition, guaranteed to acknowledge this condition with
a minimum of delay. When we finally see this bit set, we go to state
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three where we read the receiver FIFO and latch this ryt.e wit'.:
DATAFEAD B into the first latch (41k)^ This is because the :BYTE GT
(27L) selects the first latch to be clocked. Next, at state four,
the byte counter is incremented to prepare for the triggering of
latch 2 (33k) .
The status register is once again read and tested. If the
receiver data available bit is set, we service the AnLl FIFC to t;et the
next byte. If, however, an error condition had occurred, we reset the
byte counter, clock the error counter (which keeps track of the number
of errors for performance information), and reset the status register.
It is L--nortant to reset the status re; i •ter after tectinC
it so that it will reflect current status the nett time it, is r^^^rd.
After an error, we return to the otax t of the loop without trmi.,ft^rrin;-
any data to the interface. If we were waiting: fold- the last rote to be
ready, then once the frame valid s t atus bit were set in ..tote L', we
would proceed to state ?. There the receiver FIFO is read and the byte
gets loaded into the last latch (20k). Next, in state 10, the first
pair of FIFQs on the GPIB get shifted in with the 16 bit data word.
Following that, in :Mate R, the other two GPIB FIFOz get clocked and the
16 bits o^ address get shifted into the.^.i. iue to the :'TFO control ci --
cuit on the GPIB, all four FIFIs cannot be shifted in simultaneously
or there will be an instant when all the FIFO output ready's will go
high, causing a FIFO INTEFBUFT condition to exist with GPIB status
register (see Donaldson's paper [51).
After the FIFOs are loaded, we prepare to receive the next
frame by clearing the by to counter, resetting the A LO tatus re,;ieter,
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Figure 17. Hardware Control Loop
and re-entering state 1. If, when in state 6 none of the status bite
were set, then we would simply sit in a tight loop between states >> and
6, reading and testing ADLC status register C.
Clearing the status register in the ADLC is accomplished by
writing to control register 2, bit 5. This is done by the hardware in
the following manner. The "reset status register" signal sets u p the
address of control register 2 on the ADLC through gates 12M, 31L and 211
on schematic R-3. Also, this signal enables data bus drivers 12k,
which write the word "01100001" to control register 2, thereby clearing
the status bit and leaving CR2 as it was. Note also that during a
read receiver FIFO operation, the addressing encoder (gates) on schematic
R-3 set up the proper ADLC address.
5.3 OPIB Si.*nals
Since the receiver logic resides on the Prime general purpose
interface boar:, many of the signals there are used.. Five volt supple
is taken from the card, distributed by a ground and power plane or:
opposite faces of the circuit board. R-4shows the layout of the re-
ceiver on this board.
One master clock is used by the receiver. This clock is de-
rived from the computer-generated 5 :Ez BPCFCLK, available on the UPIB.
A uni que divide by five circuit (see Kennedy's paper Fa]) is employed
to yield the 1 MHz 01 clock. In this manner, all receiver operations
are deterministic and synchronous.
The master reset signal (`;rR) used by the receiver is derived
from the logic OR of two sources (16L). One source is the :rFIB signa l
r,
T5r
SYSCL ,which is a reset sign al generated by the computer hardware
(e.g., power up, restart, etc.). The other, MASCL O , is generated
in software whenever the GPIB board is assigned. Thus it is good
practice to assign the rover GPIB board before each use in order to
start the receiver loop.
The data and shift in signals are sent to selectors in
the GPIB control circuitry (see Donaldson's 151 paper). These
selectors decide whether the data that the GPIB FIFOs get comes froi
telemetry or the GPIB data emulator. The emulator is used for
generating data in the diagnostic mode. in normal operation the re-
ceiver control circuitry will toggle the shift-in inputs via the
selectors.
5.4 RF Receiver
The PAM (pulsed-amplitude modulated, or in this case,
e quivalently, the amplitude shift keyed) carier must be received,
converted to baseband, and demodulated before it can be used by the
above digital circuitry. Good sensitivity and a wide enough band-
width are of prime concern in these stages. A diagram of the RF
section is shown in schematic R-5.
5.4.1 Front End. The signal from the antenna is fed into
the RF amplifier and miter located in the tuner. The resulting signal
is fed to the intermediate frequency (IF) amplifier. The tuner and
IF amplifier are commercially built units from a Quasar television
receiver. These were selected because they were readily available,
inexpensive, tunable and allowed the necessary bandwidth. The noise
R
W
f 
figure for the P-7 portion is approximately 12 dB, which is not at all
exceptional, but is small Enough for our purposes, especially with
the signal levels used. isle last stage of the IF amplifier contains
the detector. Envelope detection is performed on the PAM carrier.
5.4.2 Demodulator. The detected baseband signal from the
front end is now converted to digital levels with comparitor U1.
Hysteresis is employed here to minimize errors due to noise.
Once in a TTL-comsat able form the serial biphase data stream
must be fed to a carrier recovery loop in order to retrieve the data
clock. Also, the biphase data must be converted back into the
NRZ-format data stream.
The biphase data stream is fed into a differentiator made
with an exclusive-or gate and a capacitor. This marks the locations
of data transitions, providing a reference at twice the bit rate.
The timing diagram (Fig. 18) shows where there will be missing pulses
corresponding to where the data changed states in the serial stream..
The VCO (voltage controlled oscillator) in the phase-locked loop (PLL)
runs with the differentiated signal above at the reference. The VCJ
is forced to run at twice the data bit rate due to a divide by two
flip-flop (U2A) in the loop to the phase comparitor. The input to the
phase comparitor is gated so that only every other differentiated pulse
gets to it. Because of this the phase-locked loop does not see the
missing pulses, and the VCO runs at twice the clock frequency.
Flip-flop U2B uses an inverted clock and out put from UCA to
provide a clock called "GATE" which is shifted in phase by 90 0 . This
signal is used to clock a flop (U3A) to recover the NRZ 'cit stream.
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Figure 18. Demodulator Timing
C, w
When the transmitter is first powered up, it sends a string; cf
alternating, ones and zeros during the master reset time (215 msec).
This is done so that this phase-locked loop gets initially synchronized..
This guarantees differentiated pulses at each clock transition, in order
for the loon to start un in lock.
After recovering clock and NRZ data, these signals are fed to
line drivers where they drive a coaxial line to the receiver located on
the GPIB board in the computer mainframe.
5• x .3 Antennas. The antenna used for receiving is a broF,d
band Yagi TV-type antenna. This antenna is presently mounted on the
roof of the Jonsson Engineering Center and feeds a 50 ohm coaxial cable
via a matching transformer. This antenna has a gain at the operating
frequency of about q dB. The coaxial cables from the roof are diagrammed
in Fig. 19. The antenna is being used for both the command receiver and
the telemetry receiver. Because of the 3 dB lost in a splitter and the
RG-8U coaxial cable to the roof having a loss of 1.5 dB, this leaves an
overall gain before the receiver of 4.5 dB.
5.4.4 Location. The RF receiver is located in the rover lab,
Room j-E-C 3210. The antenna cable from the roof (splitter), as well as
the clock and data lines to the computer interface, connect to the re-
ceiver box as indicated. A 20 volt su-,-y is connected to the receiver
box via a phono plug.
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Figure 19, Antenna and Cable Arrangement
PART 6
PERFORMANCE
6.1 Calculations
The performance of the telemetry link has been both cai-
culated and tested.
The most important calculation from the standpoint of the
largest probability of error is the feasibility of the W link.
Path loss, power levels, antennas and bandwidth all affect the
signal zo noise ratio at the rc^eiver. Also, the ty pe of modulation
used indicates how much margin is needed for a low error rate.
Carlson [7] gives some equations for signal to noise ratios and
error probabilities. 2 have made some first order calculations to
determine the feasibility of the link described and found plenty of
margin.
Assuming a maximum range of one mile, which is more than
necessa_y for testing the vehicle within the campus, the signal to
noise ratio is calculated using the specifications given. Assuming
only line of sight radio propagation, and not counting secondary re-
flections or ground effects, we get a power-out to power-in ratio
described by [7].
Pout 
= G G	 (IT )2Pin	 TA RA + t
where Gr„A = Gain in the transmitting antenna
G- ^ = Gain in the receiving antenna
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X = We;veleng*th of the carrier operating frequency
Z = Distance
Expressed in decibels, the loss is
LCM = 22 + 10 LOG (L) 2
 - (GTA + GRA).
The receiving ant c-nna gain overall is 9,minus 3 dB for the splitter
and 1.5 dB for the coaxial cable, or 4.5 dB. The transmitting antenna
has a gain of 3 dB. For a a = c/fo = 5.56 meters, and a range of one
mile (1600 meters), we get
L=22+10 LOG (55_6050,)2^	 - (3.0+ 4.5)
=64 d3.
Next the effective noise Dower at the input to the receiver
must be determined. if the receiver noise figure is 12 dB and
N. F. =1+TE9
-0
then the eauivalent noise temperature due to the receiver is 14.85 times
that o--f' TO (operating temperature, 273 oK), or 4054 OK.
The ecuivalent noise power, N, is then found from
N = kTeQB
where k = Boltzmags constant = 1.37 x 10-23 j/°k
For a bandwidth of 1 MHz
N = (1.37 x 10-23 j/ok) (4054 OK) 106/sec
= 5.554 x lo-14 watts.
The signal to noise ratio is L71
S	 _ ST .
(N)D r yN
rIf	 62
The r ..^.N::, wca ,power is one watt and L and N are given above.
C,	 _	 1tti
D	 74 dB (5.554 x 10`14W)
= 68.55 dB.
This is a fairly good noise margin at the receiver input and if the
receiver, demodulator and treatment of the PAM signal do not introduce
much error, then the RF link should perform extremely well.
Tests have shown that with the telemetry link on the test
platform with a base band link (line drivers and coaxial cables
between the transmitter and receiver), the system has performed very
well. Detected errors have been on the order of 5 per hour. At
500 kb/s this is about 2.778 x 10_9 errors per second. This process
will continue until word 64, containing an EOV interrupt in its most
significant bit positi:^n, is sent. After this point, the process
repeats, starting from audress zero again.
Other diagnostic programs are available, and the reader
should consult Doig's paper [8] for them.
6.2 Dia=cstics
Diagnostic programs for the system have been written both on
the Prime computer and on the steering and propulsion microprocessor..
The microprocessor has been used to debug the prototype re-
ceiver. Since the actual receiver is no longer controlled by the
microprocessor, those programs will not be discussed here. One pro-
gram which is important, however, is the routine which generates test
rdata for the transmitter to send.
This program repetitively sends a known pattern of data to
check for errors through the system. The microprocessor code is
listed in Appendix 9. Also, the program is listed on a cassette tape
for quick entry into microprocessor memory.
To use this program, one first loads it into memory. The
starting address is hexadecimal "0000." The microprocessor will send
data out of its PIA (parallel interface adaptor). After receiving a
shift out via a PIA input port, the mic, oproces sor will put a 16-bit
address, 16-bit data word out on its PIA. The First word is address
zero, data = zero. The second word is address = 1, data = 1, and so
on.
P .11" l 1,
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TYlr,^ugliout the design process, floxibili *y for future expansion
has boon considered.. Three state 1-mows are employed -o provide for
future addition of other hardware oLI.- oIlento, or ever, a micrctrrocezL;cz'
:controller. Alse, 16 bit address wid data words are uoed for a grt^ater
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at t.1t: curroY1 4 data rates.
Al.thoujii the info ,=ItIticn i ; beine loaded into they Oomputer
in a direct manor a..-'e:ls mode, a heavy load will .]aUSe all i.nsuff:icient
number of tr nsact ion.. to the Br ill bu +- -, rs . When this heppens , I lr'^^
inttv^rrupts will o^;cur, si,nif^^in that the GFT3 buffer: are ottintw
overvilled.
t	 r	 ur ob1 L'm i` to rke`du" tht^ tt lt':let, The 1`es aar^. fJ this _	 •
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t.:
2'.l,t ^ WIN	 10 flirt	 ab Ilk il.	 A	 't'.
1l1v.Lll..t... in	 lt. data	 I'll ':nrdur to OaOt l 1;.11:3 ^ x.11,•	 Lw.l, .
Thu,,, 1rho dat.l rato coin Ile I.OdIlood by ±'2"ovi'i121 t:. ;111 tl\t t.'.;1tLl
c1ook.
Another rt?I11C',^1" 1a 1;,.` ,`.' "Iuoo 1Z 1 1t` 121111t't'1' N f 12.1	 o 1`1\`OOO''t`d
r	 `+	 . ! . i	 1	 v , 1 ,.	 . ,	 11	 v,v r	 ^+	 1 lLiL'	 lllit^ 1 a_`3 21 11v	 o ,.ww L L`.0 4I1 the ^rY ,L:.	 I:k .ii C t C l : t .:lU:• ^
V ., 0 0\	 ,	 vl. in to ..	 '+	 •, •t l i	 - a, , 2 . 1. ,.N	 2'! a< '	 3 `1	 11,1	 `	 `	 ° T ,	 .i. ` \m^y,`C C;lv.i	 ..1'11^ V ^ !.: ....l+,	 ».21 c	 L,.	 L,. c„ t.	 .^	 :)\	 . T ^,11 \.lc	 Tt	 t. ..
d\`w21 and 2tidUcC? tho t.aI:lt? 11't"tL:,.lLLt`Zc' ,,. oorvloo .,.1( L,	 .:'l :;.	 .11 C+ 1\`lL;i
,I't'twd to bu wht`	 ,`11 t1w tack of ;,\1.21 wht'21 and o" \"c3111.	 ' 122Ct`.'2'111'1'-;
'w` C;"o at::.' .^. "Ift er t`aol'
.,	 7 1 	 a,: ,	 r*"	 ,hl • .e	 a t	 ^,	 ., I t .,'1.. (	 L,, t	 al	 .`1S (	 r l'^ 1 `c	 .:1	 ..lt_	 4 , It .	 l : 2 t :L. —. 1:1.0	 1 1 , i	 1
	
1,21` 	.,. ` 1	 1, ,	 ..	 :`	 `•	 ."`;'::: ,..	 ; . '::,.\.	 Lv : 	 1, L:. ,1 . t.	 ': ` 1t`a1	 ^'	 ' l.:L L^'	 lt.
	
ad-'i1:1,J2" mu' h J" 1liC' 1''..c`:llt°' :'^' 	 ^.1k ^ rll`'1 'i'.	 1t`	 l:'.. 1•t."wa."
. .l.! l.^C	 ^	 ^\"lit .1	 . c	 4i.	 ^	 .• , .	 . 1..	 • ..C.	 ::. ^ t..	 ..«.:\..	 .,	 . .
\la.l.L ?.. w`t?'+Slj 	 .'1i^ \C: awa !i ,`^Il:^`lot u a.idro:, 0	 li::,... .:11:	 ^ :100\l	 IN ...l:A. a T1C.
,..l2 t.,1 ..,y i:]t a,	 11t 14.. Y ' w. Ci Load ^ : llt:> +:iZ; ..... t * ""Nf :II I 0 , . 1::, .
that are ktc yed ,?21 t`21.3 ^f a :Y."I' a't h lnlo 1'rupm ... lhur ln11 ' in '':... 111.`,lt` vocal"
.e+	 iM.\	 1^. ^•'!, 1v ^. .,^•^	 v,.,^	 ..T V.,	 ^^y1	 t.{h ' ^ l,l. i 	 T ^	 .`
', C , ,11.. fv fL .+..'.	 .wt.	 . 1 ^ .l.l 1 C« :11t i..\ 1'\'	 \°.	  i	 u4 \;.^	 a.	 ^ \ ll: ,. ^" .	 `1
11•	 + T. ♦ ',	 :11`114	 `:	 '. T
I ,	 ` S^T ` 	 J	 ., ..^ ' 1	 a T	 +.* r:1FLX. ;11:11 , ...Z, 11^; 	 ^ 1.t 1l`l::p: ... c	 C	 ,.:.^ ,.'t11. . `.1 .`\' , .;t' ..•.:^ '. :'::.::;^::,". : \ ... .
In t121Y t`1°t`:1 ^ t:—'o : y:` t on^ has ,. n -. at` . ., .`.t '•: n•'•
v +	 ` + 1, l
	
rl•, av \.. oil ,	 . }, l 'r or"',i	 11, `. `'1 ' "" t oI 1 . 1 ll•lntt:l.".2'at1 .C`21 ^1 ,...t 	 :.,1	 t...i oil  e` ...t	 ..	 ,P..:.?". ^'t.. 	 a
	
mho UL3o "f tu,.	 I ::s \.	 All	 :?_'.'t'
r'+• th....+ "Q	 a`.—	 •,	 .tip,.;	 t1..• 
C,,`S1Iic?t_ `.o27.: to the voh,.<....t« ::1C•	 a:	 «.	 4x.
la. ^,^".•^t.L. ^^..^...,r J^ t: t C.. ^l 1:C12'l: t.`,aFc? ohJUld prove t 	 :.t
versatile and -affective data link-
P., LT ' 8
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A2	 Transmitter Initialization PROM Coding
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APPENDIX o
GLOSSARY OF TERMS
A/D	 Short for Analog to Digital convener.
ADLC	 Advanced Data Link Controller. In this case, this is a
l	
Motorola M 8A54 chip which performs the functicns of
l	 serializing and de-serializing data, error checking, and
formatting of the bit stream.
ASK	 Amplitude Shift Keying, or PAM with a digital modulating
signal.
BYTESEL Short for byte select. This is a signal which increments
a counter to keep track of which data byte is being sent.
EOA, EOS,
EOV	 Interrupt signals, see Appendix 1.
ECLK	 Short for enable clock.. This is equivalent to phase 2 (42)
ar.d is used by the ADLC to clock data t rough its register: .
.: 77C	 First-:n, First-Out menorv. This device is rate buffer
which can be used as an "elastic" memory betwo en two
s;: =zems operating at different speeds.
GPI3	 Ge:..eral Purpose Interface Bcard. In this case, a circuit
card used on a Prime ccmouter to enter data into the
cc=uter in a direct memor , access mete.
ICOM	 A ;eneral. Electric tradeuamo for I:..ernally Compensated
Oscillator Module, this device has active internal components
to generate a crystal-controlled frequency, fixed over
temperature.
INIT	 Shcrc for Initial. This is a mode after MP,, during which
the ADLC gets initialized.
MR	 Short for Master Reset. This is a signal issued from a
switch on the microprocessor or telemetry board which starts
a.11 logic at their first state.
1.7
	 Short for multiplexer.
PAi11 Pulsed Amplitude Modulation. A means of superimposing
information on a carrier by varying its amplitude in a
pulsed or discontinuous fashion. A form of PANT using
only digital levEls of carrier is called ASK.
08
0 
PRIME The name of the computer ccmpan;; which manufactures t'- , =
computer used for real—time control of the rover. _.is
word is used synonomously here to :wean "computer."
PROM
	 Programmable Read—Only Memory.
RAb'	 Random Access `.Iemory. .
RDSR
	 Receiver Data Service Request. A signal issued by the
ADLC (see ADLC spec).
iiadio—frequEZcy. Used here to refer to the wireless,
;.arrier link.
RxC
	 Receiver Clock used by the ADLC.
RxD	 Receiver Data. The serial bit strew recovered for the
ADLC.
=_.	 Transmitter Data Service ;eeuest. A signal issued by
the ADLC.
TxC	 Transmitter Clock. Clock which shifts out data from the
ADLC: in the transmitter.
TxD	 Transmitter Data. Data from the transmitting A: LC in a
ncn—return to zero format.
1
